abstract = "We investigate the automatic generation of Verilog
code, representing digital circuits through Grammatical
Evolution (GE). Preliminary tests using a simple full
adder generation problem have been performed.",
notes = "Sima Uyar, Istanbul Technical University
Distributed on CD-ROM at GECCO-2005. ACM
1-59593-097-3/05/0006",