Optimization of combinational logic circuits through decomposition of truth table and evolution of sub-circuits | IEEE Conference Publication | IEEE Xplore